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ABSTRACT
In this contribution, we propose an efficient power estima-
tion methodology for complex RISC processor-based plat-
forms. In this methodology, the Functional Level Power
Analysis (FLPA) is used to set up generic power models
for the different parts of the system. Then, a simulation
framework based on virtual platform is developed to evalu-
ate accurately the activities used in the related power mod-
els. The combination of the two parts above leads to a het-
erogeneous power estimation that gives a better trade-off be-
tween accuracy and speed. The usefulness and effectiveness
of our proposed methodology is validated through ARM9
and ARM CortexA8 processor designed respectively around
the OMAP5912 and OMAP3530 boards. This efficiency and
the accuracy of our proposed methodology is evaluated by
using a variety of basic programs to complete media bench-
marks. Estimated power values are compared to real board
measurements for the both ARM940T and ARM CortexA8
architectures. Our obtained power estimation results pro-
vide less than 3% of error for ARM940T processor, 3.5%
for ARM CortexA8 processor-based system and 1x faster
compared to the state-of-the-art power estimation tools.
Categories and Subject Descriptors
I.6 [Simulation and modeling]: Model validation, analy-
sis
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1. INTRODUCTION
Today’s embedded industries focus more on manufactur-
ing RISC processor-based platform as they are cost and
power effective. On the other side, modern embedded ap-
plications are becoming more and more sophisticated and
resource demanding. Examples of the concerned applica-
tions are numerous such as software defined radio, GPS,
mobile applications, etc. The computation requirements of
such systems are very important in order to meet real-time
constraints and high quality of services. At the same time,
the recent advances in silicon technologies offer a tremen-
dous number of transistors integrated on a single chip. For
this reason, embedded hardware designers are directed more
and more towards complex RISC architectures, which may
contain several pipeline slots, hierarchical memory system
(L1 and L2 cache level), and specific execution units such
as NEON architecture for ARM CortexA8 processor as a
promising solution to deal with the potential parallelism in-
herent from modern applications. Recently, the ITRS [8]
and HiPEAC 1 roadmaps promote power defines perfor-
mance and power is the wall. In fact, power consumption
is becoming a critical pre-design metric in complex embed-
ded systems. An efficient and fast design space exploration
(DSE) of such systems needs a set of tools capable of esti-
mating performance and power at higher abstraction level
in the design flow. Today, virtual platform power estima-
tion is considered as an important hypothesis to cope with
the critical design constraints. However, the development of
virtual platform tools for power estimation and optimization
1http://www.hipeac.net/system/files/hipeacvision.pdf
is in the face of extremely challenging requirements such as
the seamless power-aware design methodology.
At the virtual platform level, the power estimation process
is centred around two correlated aspects: the power model
granularity and the system abstraction level. The first as-
pect concerns the granularity of the relevant activities on
which the power model relies. It covers a large spectrum
that starts from the fine-grain level such as the logic gate
switching and stretches out to the coarse-grain level like the
hardware component events. In general, fine-grain power
estimation yields to a more correlated model with data and
to handle technological parameters, which is tedious for vir-
tual platform designers. On the other hand, coarse-grain
power models depend on micro-architectural activities that
cannot be determined easily. The second aspect involves the
abstraction level on which the system is described. It starts
from the usual Register Transfer Level (RTL) and extends
up to the algorithmic level. In general, going from low to
high design level corresponds to more abstract description
and then coarser activity granularity. The power evalua-
tion time increases as we go down through the design flow
and the accuracy depends on the extraction of each relevant
activity and the characterization methodology to evaluate
the related power cost. In order to have an efficient power
estimation methodology, we should find a better trade-off
between these two aspects.
To answer the above challenges, we propose an efficient
power estimation methodology for consumption estimation
of complex RISC processor-based systems. The idea here is
to develop a power estimation virtual platform, which com-
bines Functional Level Power Analysis (FLPA) for hardware
power modeling and a system-level simulation technique for
rapid prototyping and fast power estimation. The functional
power estimation part is coupled with a OVPSim 2 simula-
tor in order to obtain the needed functional-unit activities
for the power models, which allows us to reach a superior
bargain between accuracy and speed.
This paper is organized as follows. After Section 2 which,
presents the related works, Section 3 exposes the proposed
power estimation methodology. In Section 4, the power
modeling methodology is applied to 2 complex RISC proces-
sors designed around OMAP5912 and OMAP3530 boards.
To evaluate our methodology in terms of accuracy and
speed, experimental results are presented in Section 5.
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Figure 1: Hybrid power estimation methodology
2http://www.ovpworld.org/
2. RELATEDWORKS
In order to make a better trade-off between power esti-
mation time and accuracy, several studies have proposed
evaluating system power consumption at higher abstraction
levels. Almost of these tools use a micro-architectural sim-
ulators to evaluate system performance and with the help
of analytic power models to estimate consumption for each
component of the platform. Wattch [3], SimplePower [17]
and Skyeye [4] are example of available tools. In general,
these tools rely on Cycle-Accurate (CA) simulation tech-
nique. Usually, to move from the RTL to the CA level,
hardware implementation details are hidden from the pro-
cessing part of the system, while preserving system behav-
ior at the clock cycle level. The power consumption of the
main internal units is estimated using power macro-models,
produced from lower-level characterizations. The contribu-
tions of the unit activities are calculated and added together
during the execution of the program on the cycle-accurate
micro-architectural simulator. Though using CA simulators
has allowed accurate power estimation, evaluation and simu-
lation time are very significant for the off-the-shelf processor.
In an attempt to reduce simulation time, recent efforts
have been done to build up fast simulators using Transac-
tion Level Modeling (TLM) [2]. SystemC [14] and its TLM
2.0 kit have become a de facto standard for the system-level
description of Systems-on-Chip (SoC) by the means of offer-
ing different coding styles. Nevertheless, power estimation
at the TLM level is still under research and is not well estab-
lished. In [12] and [13], a methodology is presented to gener-
ate consumption models for peripheral devices at the TLM
level. Relevant activities are identified at different levels and
granularities. The characterization phase is however done
at the gate level: from where they deduce the activity and
power consumption for the higher level. Using this approach
for recent processors and systems is not realistic. Dhawada
et al. [5] proposed a power estimation methodology for a
monoprocessor PowerPC and CoreConnect-based system at
the TLM level. Their power modeling methodology is based
on a fine-grain activity characterization at the gate level,
which needs a huge amount of development time. Due to a
high correlation with data, a power estimation inaccuracy of
11% is achieved. Compared to the previous works, our pro-
posed methodology for power estimation also partially uses
SystemC/TLM simulation with coarse grain power models.
Today, the Open Virtual Platform by Imperas Inc. [1] uses
the same level of simulation but also tackles the simulation
speed problem by proposing the OVPSim simulator which is
very fast since processors are not ISS but use code morphing
and just-in-time (JIT) compilation. This technique will be
also used in our framework.
For the functional level, Tiwari et al. [16] have introduced
the concept of Instruction Level Power Analysis (ILPA).
They associate a power consumption model with instruc-
tions or instruction pairs. The power consumed by a pro-
gram running on the processor can be estimated using an
Instruction Set Simulator (ISS) to extract instruction traces,
and then adding up the total cost of the instructions. This
approach suffers from the high number of experiments re-
quired to obtain the power model. In addition, significant
effort is required to obtain the ISS of the target proces-
sor. To overcome this drawback the Functional Level Power
Analysis (FLPA) was proposed [10] [9], which relies on the
identification of a set of functional blocks that influence the
power consumption of the target component. The model
is represented by a set of analytical functions or a table of
consumption values which depend on functional and archi-
tectural parameters. Once the model is build, the estima-
tion process consists of extracting the appropriate parame-
ter values from the design, which will be injected into the
model to compute the power consumption. Based on this
methodology, the tool SoftExplorer [6] has been developed
and included in the recent toolbox CAT [15]. It includes a
library of power models for simple to complex processors.
Only a static analysis of the code, or a rapid profiling is
necessary to determine the input parameters for the power
models. However, when complex hardware or software com-
ponents are involved, some parameters may be difficult to
determine with precision. This lack of precision may have
a non-negligible impact on the final estimation accuracy. In
order to refine the value of sensible parameters with a rea-
sonable delay, we propose to couple the OVPSim simulator
with the functional level power models which offers us the
reasonable trade-off between estimation speed and accuracy.
3. THE HYBRID POWER ESTIMATION
METHODOLOGY
This section exposes our proposed power estimation
methodology that is divided into two steps as shown in
Fig. 1. The first step concerns the power model elaboration
for the system hardware components. In our framework, the
FLPA methodology is used to develop generic power models
for different target platforms. The main advantage of this
methodology is to obtain power models which rely on the
functional parameters of the system with a reduced num-
ber of experiments. As explained in the previous section,
FLPA comes with few consumption laws, which are associ-
ated to the consumption activity values of the main func-
tional blocks of the system. The generated power models
have been adapted to the system level, as the required ac-
tivities can be obtained from the virtual platform. For a
given platform, the generation of power models is done at
once. To do so, the first part is to divide the architecture of
the corresponding processor into different functional blocks
and then to cluster the components that are concurrently
activated when the code is running.
There are two types of parameters: algorithmic param-
eters that depend on the executed algorithm typically the
cache miss or instruction per cycle rates and architectural
parameters that depend on the component configuration set
by the designer typically the clock frequency. For instance,
Table 1 presents the common set of parameters of our generic
power model. These sets of parameters are defined for a gen-
eral class of RISC processors. Additional parameters can be
identified for specific processors based-architecture such as
Superscaler. The next step is the characterization of the
embedded system power consumption when the parameters
vary. These variations are obtained by using some elemen-
tary assembly programs (called scenario) or built in test vec-
tors elaborated to stimulate each block separately. In our
work, characterization is performed by measurements on real
boards. Finally, a curve fitting of the graphical representa-
tion will allow us to determine the power consumption mod-
els by regression. The analytical form or a table of values
expresses the obtained power models. This power modeling
approach was proven to be fast and precise.
The second step of the methodology defines the archi-
tecture of our power estimator that includes the functional
power estimator and fast Just In Time (JIT) compilation
simulator as shown in Fig.1. The functional power estima-
tor evaluates the consumption of the target system with the
help of the elaborated power models from the first step. It
takes into account the architectural parameters (e.g. the
frequency, the processor cache configuration, etc.) and the
application mapping. It also requires the different activity
values on which the power models rely. In order to collect ac-
curately the needed activity values, the functional power es-
timator communicates with a fast JIT OVPsim at the TLM
level. The combination of the two components above de-
scribed at different abstraction levels (functional and TLM)
leads to a hybrid power estimation that gives a better trade-
off between accuracy and speed.
The vital function of the this power estimation method-
ology is to offer a detailed power analysis by the means of a
complete simulation of the application. This process is ini-
tiated by the functional power estimator through mapping
interface (Fig. 2). In this way, the mapping information is
transmitted to the fast OVPSim simulator. Our simulator
consists of several hardware components which are instanti-
ated from the Open Virtual Platform (OVP) [7] library in
order to build a virtual prototype of the target system. We
highlight that processors are described using JIT simulator
that works by coding morphing concept and is instruction
accurate.
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Figure 2: Power estimation methodology function-
ing
In the power estimation step, the simulator collects the
activities that are influenced by the application and the in-
put data. At the end of the simulation, the values of the
activities are transmitted to the power consumption models
or power estimator kernal using the activity counter inter-
face in order to calculate the global power consumption as
illustrated in Fig. 2. As we have stated before, the following
section will discuss the first step; the elaboration of the
power model for the OMAP5912 and OMAP 3530 platform
by using FLPA methodology.
Table 1: Generic power model parameters
Name Description
Algorithmic τ External memory access rate
γ Cache miss rate
IPC Instruction per cycle rate
Architectural Fprocessor Frequency of the processor
Fbus Frequency of the bus
4. POWERMODEL ELABORATION
In order to prove the usefulness and the effectiveness of the
proposed power estimation methodology, we used an ARM9
architecture implemented into the OMAP5912 and an ARM
CortexA8 -based architectures implemented into the OMAP
3530 platform. The OMAP5912 contains an ARM926EJ-S
processor (16KB instruction cache and 8KB data cache).
The OMAP3530 contains an ARM Cortex A8 processor
(16KB, 2-way set associative instruction and data caches
and 256KB L2 cache). Each processor has access to the off-
chip memory (SDRAM) via the processor bus interconnect.
As explained above, we used the FLPA methodology to gen-
erate a power model for each target system. As a first step,
we divided the architecture into different functional blocks
such as the core clock system, the memory system, and the
functional unit for ARM CortexA8 processor as shown in
the Fig. 3. A parameter is denoted for each functional block
such as γ1 and γ2 respectively for L1 cache miss rate and
L2 cache miss rate. The second step is the characterization
of the power model by varying the parameters. These varia-
tions are obtained by using some elementary assembly pro-
grams (called scenario) or built in test vectors elaborated to
stimulate each block separately. In our work, characteriza-
tion is performed by measurements on real boards. Finally,
a curve fitting of the graphical representation will allow us to
determine the power consumption laws by regression. The
analytical form or a table of values expresses the obtained
power laws. This power modeling approach was proven to
be fast and precise.
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Figure 3: Main functional blocks of ARM CortexA8
processor
Table 2 shows the power consumption models for
the ARM9, ARM CortexA8, and PowerPC405 by us-
ing FLPA methodology. The input parameters on which
the power models rely are the frequency of the processor
(Fprocessor(MHz)), Instruction Per Cycle (IPC), and the
cache miss rate (0 < γ < 100 (%)). The system designer
Table 2: Generic power models for different proces-
sors
Processor Power models
ARM9 P(mW)=1.03 FProcessor + 0.6 (γ) + 5.3
ARM CortexA8 P(mW)=0.79 FProcessor + 18.65 IPC
+0.26 (γ1 + γ2) + 10.13
PowerPC P(mW)=4.1 (γ) + 6.3 Fbus + 1599
chooses the frequency of the processor and the bus while
the cache miss rate and the IPC are considered as an ac-
tivity of the processor, which could be extracted from the
simulation environment.
5. SYSTEMLEVEL POWERESTIMATION
RESULTS
5.1 Power estimation accuracy
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Figure 4: H264 application cache miss rates for
ARM9 processor
For the second step of our power estimation methodol-
ogy, a virtual platform prototype of an ARM9 and an ARM
CortexA8 based architecture has been developed. This pro-
totype uses different virtual hardware models, a cache ra-
tio monitor (CRM) provided with the virtual platform for
cache miss rate, and the JIT for the target processor as
shown in the Fig. 2. Furthermore, the cache parameters
and the bus latencies are set to emulate the real platform
behaviour. From the CRM, we are able to determine the
occurrences of the main activities. For the ARM9 proces-
sor the following counters are used for different cache miss
rates: read data miss, write data miss and read instruc-
tion miss. As a main application, we used the H.264/AVC
baseline profile decoder that supports intra and inter-coding,
and entropy coding with Context-Adaptive Variable-Length
Coding (CAVLC) as a benchmark for ARM9 processor. The
H264 decoder application consists of 5 main tasks: decoder
entropy, dequantization, inverse transform, motion compen-
sation or intra prediction and deblocking filter.
Fig. 4 shows the detailed results of the activities fetched
by the fast JIT-SystemC simulator for each task of the H264
application for ARM9 processor. From these results several
remarks can be drawn. First, we can notice that instruction
cache miss rates and read data miss rates are very low when
compared with write data miss rates. This is due to the
reduced task kernel and data pattern sizes that are very low
compared to the cache size (16 KB), which decreases the
access to the external memory and thus having a minimal
effect on the dynamic power consumption. Second, the data
write miss rates have a high impact on the total power con-
sumption of the system. This is because of the algorithm’s
structure, which does not favour the reuse of data output
arrays and the usage of cache policy. Therefore, the statis-
tics collected in Fig. 4 could help in tuning the application
structure for a better optimization of the system power con-
sumption. In a similar fashion, we extracted the activities
for the ARM CortexA8 processor.
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Figure 5: Power estimation accuracy for the H264
application (ARM9 at 120 MHz)
In the next step, we estimated the total power consump-
tion of each task using the power models shown in Table
2. Fig. 5 illustrates the results and shows the comparison
between the proposed methodology and the real board mea-
surements. First, our power estimator has a negligible aver-
age error of 2%. This study offers a detailed power analysis
for each task in order to help designers to detect peaks of
consumption and thus to propose efficient mapping or op-
timization techniques. In order to evaluate the accuracy of
our methodology, we carried out power estimation on sev-
eral image & signal processing benchmarks. Fig. 6 and Fig. 7
illustrates the power results by showing the estimation ac-
curacy between the proposed power estimation methodology
and the real board measurements. Our proposed method-
ology has an negligible average error of 1.24% and 2.4% re-
spectively for ARM9 and ARM Cortex A8 processor, which
is considered as a high accuracy level when compared to
SoftExplorer’s [11] average error of 8% for RISC processors.
5.2 Power estimation speed
In this section, we will compare the efficiency of the pro-
posed methodology in term of estimation speed with the
SimplePower(Cycle-Accurate), TLM with ISS based sim-
ulation and SoftExplorer (functional level simulator) ap-
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Figure 6: Power estimation accuracy vs real board
measurement (ARM9 at 120 MHz)
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Figure 7: Power estimation accuracy vs real board
measurement (ARM CortexA8 at 500 MHz)
proaches as introduced in Section 2. This comparison is for
the quantification of our proposed methodology to the state-
of-art power estimation tools used in current industrial and
academic practices. SoftExplorer, TLM with based simula-
tion, and our proposed methodology are executed on a PC
(Intel, 1.8 GHz, 2 Go of RAM), whereas SimplePower on
a Workstation (Ultra Sparc T2+, 1.6 GHz, 2 Go of RAM).
In order to compare the result, computer benchmarking has
been done to confirm that the workstation is always faster
compared to the PC for all kind of applications. Power es-
timation has been carried out with a set of image & signal
processing applications and also with SPEC 2008 3 bench-
marks.
From Fig. 8, we can notice that SoftExplorer and TLM
with ISS based simulation have an average estimation time
of 5 seconds, which is faster when compared to the Simple-
Power’s average estimation time of 20 seconds. Our pro-
posed methodology has a average estimation time of 2.45
seconds, which is faster compared to the other tools. Our
methodology works by running the application on the virtual
3http://http://www.spec.org/benchmarks.htmlpower/
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Figure 8: Comparison of estimation time for our
proposed methodology, SimplePower, TLM with ISS
based simulation and SoftExplorer tools
platform thereby collecting the dynamic activities. Simple-
Power uses cycle accurate specifications to collect the neces-
sary power data, whereas SoftExplorer realizes a static pro-
filing of the code, which results in reduced execution time
and thus resulting in a low power consumption estimation
time. Static profiling of the C code is not sufficient to de-
termine the average execution time and the global energy
consumption, for this reason we need to run the application
on the virtual platform in order to collect the activities ac-
curately and efficiently. Experimental results prove that our
proposed methodology is efficient, fast and accurate.
6. CONCLUSIONS
This paper presents a efficient system level power esti-
mation methodology for RISC processor-based embedded
system. Indeed, power/energy constraints are considered
as a major challenge when the system runs on batteries.
Thus, designers must take these constraints into account as
early as possible in the design flow. First, a power mod-
eling methodology has been defined to address the global
system consumption that includes core clock system, mem-
ory, etc. Secondly, the functional power modeling part is
coupled with a fast virtual platform to obtain the needed
micro-architectural activities for the power models, which
allows us to reach accurate estimates. With such proposed
methodology, the designer can explore several implementa-
tion choices on different processors. The future works of this
project will focus on more complex heterogeneous platforms.
Furthermore, in order to obtain more accurate power esti-
mations, some power model refinements must be realized.
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